diff options
| author | Evan Cheng <evan.cheng@apple.com> | 2011-02-22 19:53:14 +0000 |
|---|---|---|
| committer | Evan Cheng <evan.cheng@apple.com> | 2011-02-22 19:53:14 +0000 |
| commit | 04ad35b53f6728b208830d07f9fb5d28a3f23545 (patch) | |
| tree | f661f1149cd16e1d402d611171e4e5127a4d33bb /llvm/lib/Target/ARM/ARMHazardRecognizer.cpp | |
| parent | 83a4ddd0cb7e7f54cd7b44c8176a35127bf59b0e (diff) | |
| download | bcm5719-llvm-04ad35b53f6728b208830d07f9fb5d28a3f23545.tar.gz bcm5719-llvm-04ad35b53f6728b208830d07f9fb5d28a3f23545.zip | |
VFP single precision arith instructions can go down to NEON pipeline, but on Cortex-A8 only.
llvm-svn: 126238
Diffstat (limited to 'llvm/lib/Target/ARM/ARMHazardRecognizer.cpp')
| -rw-r--r-- | llvm/lib/Target/ARM/ARMHazardRecognizer.cpp | 17 |
1 files changed, 7 insertions, 10 deletions
diff --git a/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp b/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp index 676b01e91c5..e97ce50bc42 100644 --- a/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp +++ b/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp @@ -21,17 +21,14 @@ static bool hasRAWHazard(MachineInstr *DefMI, MachineInstr *MI, // FIXME: Detect integer instructions properly. const TargetInstrDesc &TID = MI->getDesc(); unsigned Domain = TID.TSFlags & ARMII::DomainMask; - if (Domain == ARMII::DomainVFP) { - unsigned Opcode = MI->getOpcode(); - if (Opcode == ARM::VSTRS || Opcode == ARM::VSTRD || - Opcode == ARM::VMOVRS || Opcode == ARM::VMOVRRD) - return false; - } else if (Domain == ARMII::DomainNEON) { - if (MI->getDesc().mayStore() || MI->getDesc().mayLoad()) - return false; - } else + if (TID.mayStore()) return false; - return MI->readsRegister(DefMI->getOperand(0).getReg(), &TRI); + unsigned Opcode = TID.getOpcode(); + if (Opcode == ARM::VMOVRS || Opcode == ARM::VMOVRRD) + return false; + if ((Domain & ARMII::DomainVFP) || (Domain & ARMII::DomainNEON)) + return MI->readsRegister(DefMI->getOperand(0).getReg(), &TRI); + return false; } ScheduleHazardRecognizer::HazardType |
