summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMFrameLowering.cpp
diff options
context:
space:
mode:
authorKaelyn Uhrain <rikka@google.com>2012-10-26 23:28:41 +0000
committerKaelyn Uhrain <rikka@google.com>2012-10-26 23:28:41 +0000
commit271fbb64456a7925364e3ec552fdba8e46d5ba5a (patch)
treedd081c47dc116e9cf857527163f9780c8d4bdd0c /llvm/lib/Target/ARM/ARMFrameLowering.cpp
parentef5df7b8ebe7a08981e3d88308027b88b36ece73 (diff)
downloadbcm5719-llvm-271fbb64456a7925364e3ec552fdba8e46d5ba5a.tar.gz
bcm5719-llvm-271fbb64456a7925364e3ec552fdba8e46d5ba5a.zip
Avoid an unused-variable warning when asserts are disabled.
llvm-svn: 166834
Diffstat (limited to 'llvm/lib/Target/ARM/ARMFrameLowering.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMFrameLowering.cpp3
1 files changed, 1 insertions, 2 deletions
diff --git a/llvm/lib/Target/ARM/ARMFrameLowering.cpp b/llvm/lib/Target/ARM/ARMFrameLowering.cpp
index 4d8dafc01e2..9392497fd07 100644
--- a/llvm/lib/Target/ARM/ARMFrameLowering.cpp
+++ b/llvm/lib/Target/ARM/ARMFrameLowering.cpp
@@ -349,7 +349,6 @@ void ARMFrameLowering::emitEpilogue(MachineFunction &MF,
unsigned RetOpcode = MBBI->getOpcode();
DebugLoc dl = MBBI->getDebugLoc();
MachineFrameInfo *MFI = MF.getFrameInfo();
- MachineRegisterInfo &MRI = MF.getRegInfo();
ARMFunctionInfo *AFI = MF.getInfo<ARMFunctionInfo>();
const TargetRegisterInfo *RegInfo = MF.getTarget().getRegisterInfo();
const ARMBaseInstrInfo &TII =
@@ -402,7 +401,7 @@ void ARMFrameLowering::emitEpilogue(MachineFunction &MF,
// This is bad, if an interrupt is taken after the mov, sp is in an
// inconsistent state.
// Use the first callee-saved register as a scratch register.
- assert(MRI.isPhysRegUsed(ARM::R4) &&
+ assert(MF.getRegInfo().isPhysRegUsed(ARM::R4) &&
"No scratch register to restore SP from FP!");
emitT2RegPlusImmediate(MBB, MBBI, dl, ARM::R4, FramePtr, -NumBytes,
ARMCC::AL, 0, TII);
OpenPOWER on IntegriCloud