summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMFastISel.cpp
diff options
context:
space:
mode:
authorChad Rosier <mcrosier@apple.com>2011-12-06 01:44:17 +0000
committerChad Rosier <mcrosier@apple.com>2011-12-06 01:44:17 +0000
commitc77830d21e6403b42d9511bd59a4892441f10d65 (patch)
tree4c67cb8b6c2fea9bcfc689032815aeb6b021ecbc /llvm/lib/Target/ARM/ARMFastISel.cpp
parent2e05db2fa06e90298b428c91e9a4c8c1e367a7b9 (diff)
downloadbcm5719-llvm-c77830d21e6403b42d9511bd59a4892441f10d65.tar.gz
bcm5719-llvm-c77830d21e6403b42d9511bd59a4892441f10d65.zip
[arm-fast-isel] Doublewords only require word-alignment.
rdar://10528060 llvm-svn: 145891
Diffstat (limited to 'llvm/lib/Target/ARM/ARMFastISel.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMFastISel.cpp7
1 files changed, 4 insertions, 3 deletions
diff --git a/llvm/lib/Target/ARM/ARMFastISel.cpp b/llvm/lib/Target/ARM/ARMFastISel.cpp
index ea03fb7a601..de366f7bc8f 100644
--- a/llvm/lib/Target/ARM/ARMFastISel.cpp
+++ b/llvm/lib/Target/ARM/ARMFastISel.cpp
@@ -1106,7 +1106,7 @@ bool ARMFastISel::ARMEmitStore(EVT VT, unsigned SrcReg, Address &Addr,
case MVT::f32:
if (!Subtarget->hasVFP2()) return false;
StrOpc = ARM::VSTRS;
- // Unaligned stores need special handling.
+ // Unaligned stores need special handling. Floats require word-alignment.
if (Alignment && Alignment < 4) {
unsigned MoveReg = createResultReg(TLI.getRegClassFor(MVT::i32));
AddOptionalDefs(BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL,
@@ -1119,8 +1119,9 @@ bool ARMFastISel::ARMEmitStore(EVT VT, unsigned SrcReg, Address &Addr,
break;
case MVT::f64:
if (!Subtarget->hasVFP2()) return false;
- // FIXME: Unaligned stores need special handling.
- if (Alignment && Alignment < 8) {
+ // FIXME: Unaligned stores need special handling. Doublewords require
+ // word-alignment.
+ if (Alignment && Alignment < 4) {
return false;
}
StrOpc = ARM::VSTRD;
OpenPOWER on IntegriCloud