summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMFastISel.cpp
diff options
context:
space:
mode:
authorEric Christopher <echristo@apple.com>2010-08-30 23:48:26 +0000
committerEric Christopher <echristo@apple.com>2010-08-30 23:48:26 +0000
commitbbd1098989e2661bbbf3a6c9504c7b7b74b72b82 (patch)
tree8f005d76b138872dc16568772e9b419ff449c2fd /llvm/lib/Target/ARM/ARMFastISel.cpp
parent5024baba16ab4eaf5c810bffda91b844ebcd2791 (diff)
downloadbcm5719-llvm-bbd1098989e2661bbbf3a6c9504c7b7b74b72b82.tar.gz
bcm5719-llvm-bbd1098989e2661bbbf3a6c9504c7b7b74b72b82.zip
If we have an unhandled type then assert, we shouldn't get here for
things we can't handle. llvm-svn: 112559
Diffstat (limited to 'llvm/lib/Target/ARM/ARMFastISel.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMFastISel.cpp4
1 files changed, 3 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMFastISel.cpp b/llvm/lib/Target/ARM/ARMFastISel.cpp
index 10c7e5d6d27..a99f05fc053 100644
--- a/llvm/lib/Target/ARM/ARMFastISel.cpp
+++ b/llvm/lib/Target/ARM/ARMFastISel.cpp
@@ -396,7 +396,9 @@ bool ARMFastISel::ARMEmitLoad(EVT VT, unsigned &ResultReg,
assert(VT.isSimple() && "Non-simple types are invalid here!");
switch (VT.getSimpleVT().SimpleTy) {
- default: return false;
+ default:
+ assert(false && "Trying to emit for an unhandled type!");
+ return false;
case MVT::i32: {
ResultReg = createResultReg(ARM::GPRRegisterClass);
// TODO: Fix the Addressing modes so that these can share some code.
OpenPOWER on IntegriCloud