diff options
| author | Jakob Stoklund Olesen <stoklund@2pi.dk> | 2012-12-04 00:46:13 +0000 |
|---|---|---|
| committer | Jakob Stoklund Olesen <stoklund@2pi.dk> | 2012-12-04 00:46:13 +0000 |
| commit | a32d85b39da960eed5bc3509f602f0241b8e69a6 (patch) | |
| tree | 91e2b178e8df362055db84e58a9e5e915f94fc13 /llvm/lib/Target/ARM/ARMBaseRegisterInfo.h | |
| parent | 7a167eef2f8a591ffa3a2df07722b92fbc64b86d (diff) | |
| download | bcm5719-llvm-a32d85b39da960eed5bc3509f602f0241b8e69a6.tar.gz bcm5719-llvm-a32d85b39da960eed5bc3509f602f0241b8e69a6.zip | |
Remove the old TRI::ResolveRegAllocHint() and getRawAllocationOrder() hooks.
These functions have been replaced by TRI::getRegAllocationHints() which
provides the same capabilities.
llvm-svn: 169192
Diffstat (limited to 'llvm/lib/Target/ARM/ARMBaseRegisterInfo.h')
| -rw-r--r-- | llvm/lib/Target/ARM/ARMBaseRegisterInfo.h | 12 |
1 files changed, 0 insertions, 12 deletions
diff --git a/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h b/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h index abf2ad8ed47..aaa56a9c140 100644 --- a/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h +++ b/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h @@ -111,19 +111,12 @@ public: unsigned getRegPressureLimit(const TargetRegisterClass *RC, MachineFunction &MF) const; - ArrayRef<uint16_t> getRawAllocationOrder(const TargetRegisterClass *RC, - unsigned HintType, unsigned HintReg, - const MachineFunction &MF) const; - void getRegAllocationHints(unsigned VirtReg, ArrayRef<MCPhysReg> Order, SmallVectorImpl<MCPhysReg> &Hints, const MachineFunction &MF, const VirtRegMap *VRM) const; - unsigned ResolveRegAllocHint(unsigned Type, unsigned Reg, - const MachineFunction &MF) const; - void UpdateRegAllocHint(unsigned Reg, unsigned NewReg, MachineFunction &MF) const; @@ -181,11 +174,6 @@ public: virtual void eliminateFrameIndex(MachineBasicBlock::iterator II, int SPAdj, RegScavenger *RS = NULL) const; - -private: - unsigned getRegisterPairEven(unsigned Reg, const MachineFunction &MF) const; - - unsigned getRegisterPairOdd(unsigned Reg, const MachineFunction &MF) const; }; } // end namespace llvm |
