summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2012-10-26 20:38:19 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2012-10-26 20:38:19 +0000
commit09d69f5b0f813a345c56169c64a33219cc049352 (patch)
treedc52c8c34b0b39c453a9de967a5d160bb8c1763d /llvm/lib/Target/ARM/ARMBaseRegisterInfo.h
parent528d2f12b701cd603678a27a106dbd87b15cbd24 (diff)
downloadbcm5719-llvm-09d69f5b0f813a345c56169c64a33219cc049352.tar.gz
bcm5719-llvm-09d69f5b0f813a345c56169c64a33219cc049352.zip
Remove the canCombineSubRegIndices() target hook.
The new coalescer can already do all of this, so there is no need to duplicate the efforts. llvm-svn: 166813
Diffstat (limited to 'llvm/lib/Target/ARM/ARMBaseRegisterInfo.h')
-rw-r--r--llvm/lib/Target/ARM/ARMBaseRegisterInfo.h10
1 files changed, 0 insertions, 10 deletions
diff --git a/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h b/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h
index da29f7e711d..85c58aa2eae 100644
--- a/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h
+++ b/llvm/lib/Target/ARM/ARMBaseRegisterInfo.h
@@ -99,16 +99,6 @@ public:
BitVector getReservedRegs(const MachineFunction &MF) const;
- /// canCombineSubRegIndices - Given a register class and a list of
- /// subregister indices, return true if it's possible to combine the
- /// subregister indices into one that corresponds to a larger
- /// subregister. Return the new subregister index by reference. Note the
- /// new index may be zero if the given subregisters can be combined to
- /// form the whole register.
- virtual bool canCombineSubRegIndices(const TargetRegisterClass *RC,
- SmallVectorImpl<unsigned> &SubIndices,
- unsigned &NewSubIdx) const;
-
const TargetRegisterClass*
getPointerRegClass(const MachineFunction &MF, unsigned Kind = 0) const;
const TargetRegisterClass*
OpenPOWER on IntegriCloud