summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2010-10-18 16:38:50 +0000
committerJim Grosbach <grosbach@apple.com>2010-10-18 16:38:50 +0000
commite8a0eaafe6f0e61968bc300864d1efca3d6f7bca (patch)
tree750444abceb0f9c0503d2913b35b1ea1c29b9bab /llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp
parent4464e0858f87534b1a1f082bb797022262d050bf (diff)
downloadbcm5719-llvm-e8a0eaafe6f0e61968bc300864d1efca3d6f7bca.tar.gz
bcm5719-llvm-e8a0eaafe6f0e61968bc300864d1efca3d6f7bca.zip
Grammar tweak.
llvm-svn: 116712
Diffstat (limited to 'llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp')
-rw-r--r--llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp b/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp
index d691b2c8c12..51e62a02b3c 100644
--- a/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp
+++ b/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp
@@ -826,7 +826,7 @@ ARMBaseRegisterInfo::processFunctionBeforeCalleeSavedScan(MachineFunction &MF,
}
// If stack and double are 8-byte aligned and we are spilling an odd number
- // of GPRs. Spill one extra callee save GPR so we won't have to pad between
+ // of GPRs, spill one extra callee save GPR so we won't have to pad between
// the integer and double callee save areas.
unsigned TargetAlign = MF.getTarget().getFrameInfo()->getStackAlignment();
if (TargetAlign == 8 && (NumGPRSpills & 1)) {
OpenPOWER on IntegriCloud