diff options
author | Renato Golin <renato.golin@linaro.org> | 2015-05-12 10:33:58 +0000 |
---|---|---|
committer | Renato Golin <renato.golin@linaro.org> | 2015-05-12 10:33:58 +0000 |
commit | 35de35d03fdd94ad119e296d1ff58a9607abd513 (patch) | |
tree | b49c13971d9d714c769ca70e4f6b5cc2f49d76a8 /llvm/lib/Target/ARM/ARMAsmPrinter.cpp | |
parent | 1f14920437abf5bc8491f6fe0b3a9e6436ce510a (diff) | |
download | bcm5719-llvm-35de35d03fdd94ad119e296d1ff58a9607abd513.tar.gz bcm5719-llvm-35de35d03fdd94ad119e296d1ff58a9607abd513.zip |
Change TargetParser enum names to avoid macro conflicts (llvm)
sys/time.h on Solaris (and possibly other systems) defines "SEC" as "1"
using a cpp macro. The result is that this fails to compile.
Fixes https://llvm.org/PR23482
llvm-svn: 237112
Diffstat (limited to 'llvm/lib/Target/ARM/ARMAsmPrinter.cpp')
-rw-r--r-- | llvm/lib/Target/ARM/ARMAsmPrinter.cpp | 18 |
1 files changed, 9 insertions, 9 deletions
diff --git a/llvm/lib/Target/ARM/ARMAsmPrinter.cpp b/llvm/lib/Target/ARM/ARMAsmPrinter.cpp index 8fd6c137395..b4e0791fcb2 100644 --- a/llvm/lib/Target/ARM/ARMAsmPrinter.cpp +++ b/llvm/lib/Target/ARM/ARMAsmPrinter.cpp @@ -591,7 +591,7 @@ void ARMAsmPrinter::emitAttributes() { // We consider krait as a "cortex-a9" + hwdiv CPU // Enable hwdiv through ".arch_extension idiv" if (STI.hasDivide() || STI.hasDivideInARMMode()) - ATS.emitArchExtension(ARM::HWDIV); + ATS.emitArchExtension(ARM::AEK_HWDIV); } else ATS.emitTextAttribute(ARMBuildAttrs::CPU_name, CPUString); } @@ -628,13 +628,13 @@ void ARMAsmPrinter::emitAttributes() { * neon/neon-fp-armv8/neon-vfpv4/vfpv3/vfpv2 for .fpu parameters */ if (STI.hasFPARMv8()) { if (STI.hasCrypto()) - ATS.emitFPU(ARM::CRYPTO_NEON_FP_ARMV8); + ATS.emitFPU(ARM::FK_CRYPTO_NEON_FP_ARMV8); else - ATS.emitFPU(ARM::NEON_FP_ARMV8); + ATS.emitFPU(ARM::FK_NEON_FP_ARMV8); } else if (STI.hasVFP4()) - ATS.emitFPU(ARM::NEON_VFPV4); + ATS.emitFPU(ARM::FK_NEON_VFPV4); else - ATS.emitFPU(ARM::NEON); + ATS.emitFPU(ARM::FK_NEON); // Emit Tag_Advanced_SIMD_arch for ARMv8 architecture if (STI.hasV8Ops()) ATS.emitAttribute(ARMBuildAttrs::Advanced_SIMD_arch, @@ -644,13 +644,13 @@ void ARMAsmPrinter::emitAttributes() { if (STI.hasFPARMv8()) // FPv5 and FP-ARMv8 have the same instructions, so are modeled as one // FPU, but there are two different names for it depending on the CPU. - ATS.emitFPU(STI.hasD16() ? ARM::FPV5_D16 : ARM::FP_ARMV8); + ATS.emitFPU(STI.hasD16() ? ARM::FK_FPV5_D16 : ARM::FK_FP_ARMV8); else if (STI.hasVFP4()) - ATS.emitFPU(STI.hasD16() ? ARM::VFPV4_D16 : ARM::VFPV4); + ATS.emitFPU(STI.hasD16() ? ARM::FK_VFPV4_D16 : ARM::FK_VFPV4); else if (STI.hasVFP3()) - ATS.emitFPU(STI.hasD16() ? ARM::VFPV3_D16 : ARM::VFPV3); + ATS.emitFPU(STI.hasD16() ? ARM::FK_VFPV3_D16 : ARM::FK_VFPV3); else if (STI.hasVFP2()) - ATS.emitFPU(ARM::VFPV2); + ATS.emitFPU(ARM::FK_VFPV2); } if (TM.getRelocationModel() == Reloc::PIC_) { |