summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARC
diff options
context:
space:
mode:
authorDaniel Sanders <daniel_l_sanders@apple.com>2019-08-02 17:52:17 +0000
committerDaniel Sanders <daniel_l_sanders@apple.com>2019-08-02 17:52:17 +0000
commitc94c91f55ce4679f99b12c860ccd33be3cb60190 (patch)
tree609fc52428183c7a0d0ca620ba459ed7759268a5 /llvm/lib/Target/ARC
parent4dcf8800e2b8c2e43a9022054c6463a775851226 (diff)
downloadbcm5719-llvm-c94c91f55ce4679f99b12c860ccd33be3cb60190.tar.gz
bcm5719-llvm-c94c91f55ce4679f99b12c860ccd33be3cb60190.zip
Fix ARC after r367633
llvm-svn: 367697
Diffstat (limited to 'llvm/lib/Target/ARC')
-rw-r--r--llvm/lib/Target/ARC/ARCOptAddrMode.cpp6
1 files changed, 2 insertions, 4 deletions
diff --git a/llvm/lib/Target/ARC/ARCOptAddrMode.cpp b/llvm/lib/Target/ARC/ARCOptAddrMode.cpp
index c922b99c57b..2ef42589214 100644
--- a/llvm/lib/Target/ARC/ARCOptAddrMode.cpp
+++ b/llvm/lib/Target/ARC/ARCOptAddrMode.cpp
@@ -139,8 +139,7 @@ static bool dominatesAllUsesOf(const MachineInstr *MI, unsigned VReg,
MachineDominatorTree *MDT,
MachineRegisterInfo *MRI) {
- assert(TargetRegisterInfo::isVirtualRegister(VReg) &&
- "Expected virtual register!");
+ assert(Register::isVirtualRegister(VReg) && "Expected virtual register!");
for (auto it = MRI->use_nodbg_begin(VReg), end = MRI->use_nodbg_end();
it != end; ++it) {
@@ -206,8 +205,7 @@ MachineInstr *ARCOptAddrMode::tryToCombine(MachineInstr &Ldst) {
}
unsigned B = Base.getReg();
- if (TargetRegisterInfo::isStackSlot(B) ||
- !TargetRegisterInfo::isVirtualRegister(B)) {
+ if (Register::isStackSlot(B) || !Register::isVirtualRegister(B)) {
LLVM_DEBUG(dbgs() << "[ABAW] Base is not VReg\n");
return nullptr;
}
OpenPOWER on IntegriCloud