summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/ARC/Disassembler/ARCDisassembler.cpp
diff options
context:
space:
mode:
authorDimitry Andric <dimitry@andric.com>2017-12-18 18:45:37 +0000
committerDimitry Andric <dimitry@andric.com>2017-12-18 18:45:37 +0000
commitca5b0f3f12f10c656534cb4e6d8c2d7ab98cbd23 (patch)
treeab7678b50b28abfd0ca7256351a86418cef25314 /llvm/lib/Target/ARC/Disassembler/ARCDisassembler.cpp
parent72592637907afae46a715b58b65487aa707fc64b (diff)
downloadbcm5719-llvm-ca5b0f3f12f10c656534cb4e6d8c2d7ab98cbd23.tar.gz
bcm5719-llvm-ca5b0f3f12f10c656534cb4e6d8c2d7ab98cbd23.zip
Fix inconsistent line endings in ARCDisassembler.cpp. NFC.
llvm-svn: 321006
Diffstat (limited to 'llvm/lib/Target/ARC/Disassembler/ARCDisassembler.cpp')
-rw-r--r--llvm/lib/Target/ARC/Disassembler/ARCDisassembler.cpp6
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/Target/ARC/Disassembler/ARCDisassembler.cpp b/llvm/lib/Target/ARC/Disassembler/ARCDisassembler.cpp
index 82199d858c0..dd181767d81 100644
--- a/llvm/lib/Target/ARC/Disassembler/ARCDisassembler.cpp
+++ b/llvm/lib/Target/ARC/Disassembler/ARCDisassembler.cpp
@@ -273,9 +273,9 @@ static DecodeStatus DecodeMoveHRegInstruction(MCInst &Inst, uint64_t Insn,
const void *Decoder) {
DEBUG(dbgs() << "Decoding MOV_S h-register\n");
using Field = decltype(Insn);
- Field h = fieldFromInstruction(Insn, 5, 3) |
- (fieldFromInstruction(Insn, 0, 2) << 3);
- Field g = fieldFromInstruction(Insn, 8, 3) |
+ Field h = fieldFromInstruction(Insn, 5, 3) |
+ (fieldFromInstruction(Insn, 0, 2) << 3);
+ Field g = fieldFromInstruction(Insn, 8, 3) |
(fieldFromInstruction(Insn, 3, 2) << 3);
auto DecodeRegisterOrImm = [&Inst, Address, Decoder](Field RegNum,
OpenPOWER on IntegriCloud