diff options
author | Matthias Braun <matze@braunis.de> | 2017-10-12 22:28:54 +0000 |
---|---|---|
committer | Matthias Braun <matze@braunis.de> | 2017-10-12 22:28:54 +0000 |
commit | 3a9c114b2418472b16276e95d3f657735926dddb (patch) | |
tree | 60dfd37bb4af251fc65d401a74853b0534bcf59a /llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | |
parent | 150b7d6f559783d076c742e9aafc6004b31aa3e0 (diff) | |
download | bcm5719-llvm-3a9c114b2418472b16276e95d3f657735926dddb.tar.gz bcm5719-llvm-3a9c114b2418472b16276e95d3f657735926dddb.zip |
TargetMachine: Merge TargetMachine and LLVMTargetMachine
Merge LLVMTargetMachine into TargetMachine.
- There is no in-tree target anymore that just implements TargetMachine
but not LLVMTargetMachine.
- It should still be possible to stub out all the various functions in
case a target does not want to use lib/CodeGen
- This simplifies the code and avoids methods ending up in the wrong
interface.
Differential Revision: https://reviews.llvm.org/D38489
llvm-svn: 315633
Diffstat (limited to 'llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp')
-rw-r--r-- | llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp | 12 |
1 files changed, 6 insertions, 6 deletions
diff --git a/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp b/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp index f20dba844d3..54d43d403c5 100644 --- a/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp +++ b/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp @@ -290,9 +290,9 @@ AMDGPUTargetMachine::AMDGPUTargetMachine(const Target &T, const Triple &TT, Optional<Reloc::Model> RM, Optional<CodeModel::Model> CM, CodeGenOpt::Level OptLevel) - : LLVMTargetMachine(T, computeDataLayout(TT), TT, getGPUOrDefault(TT, CPU), - FS, Options, getEffectiveRelocModel(RM), - getEffectiveCodeModel(CM), OptLevel), + : TargetMachine(T, computeDataLayout(TT), TT, getGPUOrDefault(TT, CPU), + FS, Options, getEffectiveRelocModel(RM), + getEffectiveCodeModel(CM), OptLevel), TLOF(createTLOF(getTargetTriple())) { AS = AMDGPU::getAMDGPUAS(TT); initAsmInfo(); @@ -471,7 +471,7 @@ namespace { class AMDGPUPassConfig : public TargetPassConfig { public: - AMDGPUPassConfig(LLVMTargetMachine &TM, PassManagerBase &PM) + AMDGPUPassConfig(TargetMachine &TM, PassManagerBase &PM) : TargetPassConfig(TM, PM) { // Exceptions and StackMaps are not supported, so these passes will never do // anything. @@ -502,7 +502,7 @@ public: class R600PassConfig final : public AMDGPUPassConfig { public: - R600PassConfig(LLVMTargetMachine &TM, PassManagerBase &PM) + R600PassConfig(TargetMachine &TM, PassManagerBase &PM) : AMDGPUPassConfig(TM, PM) {} ScheduleDAGInstrs *createMachineScheduler( @@ -519,7 +519,7 @@ public: class GCNPassConfig final : public AMDGPUPassConfig { public: - GCNPassConfig(LLVMTargetMachine &TM, PassManagerBase &PM) + GCNPassConfig(TargetMachine &TM, PassManagerBase &PM) : AMDGPUPassConfig(TM, PM) { // It is necessary to know the register usage of the entire call graph. We // allow calls without EnableAMDGPUFunctionCalls if they are marked |