summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp
diff options
context:
space:
mode:
authorKonstantin Zhuravlyov <kzhuravl_dev@outlook.com>2018-05-04 20:06:57 +0000
committerKonstantin Zhuravlyov <kzhuravl_dev@outlook.com>2018-05-04 20:06:57 +0000
commitc2c2eb7d01bbf279dbe40a97b521404231c7768d (patch)
tree9868bd0b9ea5b60a616a6ef46c6532cf9a0983ec /llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp
parente1c7a46d5b55bbe870c0b9aa3a4f3d3ea396550e (diff)
downloadbcm5719-llvm-c2c2eb7d01bbf279dbe40a97b521404231c7768d.tar.gz
bcm5719-llvm-c2c2eb7d01bbf279dbe40a97b521404231c7768d.zip
AMDGPU: Add D16 instructions preserve unused bits feature
- Predicate D16 patterns on this new feature - Added this new feature to gfx900/2/4 Differential Revision: https://reviews.llvm.org/D46366 llvm-svn: 331551
Diffstat (limited to 'llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp')
-rw-r--r--llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp b/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp
index 40c583ba4f5..850715f4647 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp
+++ b/llvm/lib/Target/AMDGPU/AMDGPUSubtarget.cpp
@@ -162,6 +162,7 @@ AMDGPUSubtarget::AMDGPUSubtarget(const Triple &TT, StringRef GPU, StringRef FS,
HasSDWAOutModsVOPC(false),
HasDPP(false),
HasDLInsts(false),
+ D16PreservesUnusedBits(false),
FlatAddressSpace(false),
FlatInstOffsets(false),
FlatGlobalInsts(false),
OpenPOWER on IntegriCloud