diff options
| author | Sanjay Patel <spatel@rotateright.com> | 2016-03-14 18:09:43 +0000 |
|---|---|---|
| committer | Sanjay Patel <spatel@rotateright.com> | 2016-03-14 18:09:43 +0000 |
| commit | 75068527093d2ac4a12e2d8310ee3cf3be4458d8 (patch) | |
| tree | 466ea90a28438ee2885dc9dff8aba6a3ecc455a8 /llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | |
| parent | bb9f50014c6695a5831ec786192a1051ff996d45 (diff) | |
| download | bcm5719-llvm-75068527093d2ac4a12e2d8310ee3cf3be4458d8.tar.gz bcm5719-llvm-75068527093d2ac4a12e2d8310ee3cf3be4458d8.zip | |
[DAG] use !isUndef() ; NFCI
llvm-svn: 263453
Diffstat (limited to 'llvm/lib/Target/AArch64/AArch64ISelLowering.cpp')
| -rw-r--r-- | llvm/lib/Target/AArch64/AArch64ISelLowering.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp index e606512350d..86d3bb0c761 100644 --- a/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp +++ b/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp @@ -6437,7 +6437,7 @@ FailedModImm: // value is already in an S or D register. // Do not do this for UNDEF/LOAD nodes because we have better patterns // for those avoiding the SCALAR_TO_VECTOR/BUILD_VECTOR. - if (Op0.getOpcode() != ISD::UNDEF && Op0.getOpcode() != ISD::LOAD && + if (!Op0.isUndef() && Op0.getOpcode() != ISD::LOAD && (ElemSize == 32 || ElemSize == 64)) { unsigned SubIdx = ElemSize == 32 ? AArch64::ssub : AArch64::dsub; MachineSDNode *N = |
