summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64FastISel.cpp
diff options
context:
space:
mode:
authorEugene Zelenko <eugene.zelenko@gmail.com>2017-07-25 23:51:02 +0000
committerEugene Zelenko <eugene.zelenko@gmail.com>2017-07-25 23:51:02 +0000
commit96d933da4f7e379c827d78a2fc0bc25ea335e4ed (patch)
treeddb75d6f9d515de02bd74306749c3cdc467edf1c /llvm/lib/Target/AArch64/AArch64FastISel.cpp
parentd39a7ed1ace6967aa5f5262ef8131e987e065495 (diff)
downloadbcm5719-llvm-96d933da4f7e379c827d78a2fc0bc25ea335e4ed.tar.gz
bcm5719-llvm-96d933da4f7e379c827d78a2fc0bc25ea335e4ed.zip
[AArch64] Fix some Clang-tidy modernize-use-using and Include What You Use warnings; other minor fixes (NFC).
llvm-svn: 309062
Diffstat (limited to 'llvm/lib/Target/AArch64/AArch64FastISel.cpp')
-rw-r--r--llvm/lib/Target/AArch64/AArch64FastISel.cpp9
1 files changed, 5 insertions, 4 deletions
diff --git a/llvm/lib/Target/AArch64/AArch64FastISel.cpp b/llvm/lib/Target/AArch64/AArch64FastISel.cpp
index 97396057dce..fd1699fd363 100644
--- a/llvm/lib/Target/AArch64/AArch64FastISel.cpp
+++ b/llvm/lib/Target/AArch64/AArch64FastISel.cpp
@@ -1,4 +1,4 @@
-//===-- AArch6464FastISel.cpp - AArch64 FastISel implementation -----------===//
+//===- AArch6464FastISel.cpp - AArch64 FastISel implementation ------------===//
//
// The LLVM Compiler Infrastructure
//
@@ -53,6 +53,7 @@
#include "llvm/IR/Instruction.h"
#include "llvm/IR/Instructions.h"
#include "llvm/IR/IntrinsicInst.h"
+#include "llvm/IR/Intrinsics.h"
#include "llvm/IR/Operator.h"
#include "llvm/IR/Type.h"
#include "llvm/IR/User.h"
@@ -63,6 +64,7 @@
#include "llvm/Support/AtomicOrdering.h"
#include "llvm/Support/Casting.h"
#include "llvm/Support/CodeGen.h"
+#include "llvm/Support/Compiler.h"
#include "llvm/Support/ErrorHandling.h"
#include "llvm/Support/MathExtras.h"
#include <algorithm>
@@ -78,10 +80,10 @@ namespace {
class AArch64FastISel final : public FastISel {
class Address {
public:
- typedef enum {
+ using BaseKind = enum {
RegBase,
FrameIndexBase
- } BaseKind;
+ };
private:
BaseKind Kind = RegBase;
@@ -944,7 +946,6 @@ bool AArch64FastISel::computeCallAddress(const Value *V, Address &Addr) {
return false;
}
-
bool AArch64FastISel::isTypeLegal(Type *Ty, MVT &VT) {
EVT evt = TLI.getValueType(DL, Ty, true);
OpenPOWER on IntegriCloud