diff options
author | Juergen Ributzka <juergen@apple.com> | 2014-08-05 07:31:30 +0000 |
---|---|---|
committer | Juergen Ributzka <juergen@apple.com> | 2014-08-05 07:31:30 +0000 |
commit | 9503327756701e93584c29b66ee634e17cc9268f (patch) | |
tree | e08f625d00706f97dc6daa859df910f40fe1b8d2 /llvm/lib/Target/AArch64/AArch64FastISel.cpp | |
parent | bbe649c25084b1b53ca5c33ce7cf62ec7b2c8dcf (diff) | |
download | bcm5719-llvm-9503327756701e93584c29b66ee634e17cc9268f.tar.gz bcm5719-llvm-9503327756701e93584c29b66ee634e17cc9268f.zip |
[FastIsel][AArch64] Fix previous commit r214844 (Don't perform sign-/zero-extension for function arguments that have already been sign-/zero-extended.)
The original code would fail for unsupported value types like i1, i8, and i16.
This fix changes the code to only create a sub-register copy for i64 value types
and all other types (i1/i8/i16/i32) just use the source register without any
modifications.
getRegClassFor() is now guarded by the i64 value type check, that guarantees
that we always request a register for a valid value type.
llvm-svn: 214848
Diffstat (limited to 'llvm/lib/Target/AArch64/AArch64FastISel.cpp')
-rw-r--r-- | llvm/lib/Target/AArch64/AArch64FastISel.cpp | 10 |
1 files changed, 4 insertions, 6 deletions
diff --git a/llvm/lib/Target/AArch64/AArch64FastISel.cpp b/llvm/lib/Target/AArch64/AArch64FastISel.cpp index 7aebf4be042..7919e47f5df 100644 --- a/llvm/lib/Target/AArch64/AArch64FastISel.cpp +++ b/llvm/lib/Target/AArch64/AArch64FastISel.cpp @@ -2443,17 +2443,15 @@ bool AArch64FastISel::SelectIntExt(const Instruction *I) { // Check if it is an argument and if it is already zero/sign-extended. if (const auto *Arg = dyn_cast<Argument>(Src)) { if ((isZExt && Arg->hasZExtAttr()) || (!isZExt && Arg->hasSExtAttr())) { - ResultReg = createResultReg(TLI.getRegClassFor(DestVT)); - if (DestVT == MVT::i64) + if (DestVT == MVT::i64) { + ResultReg = createResultReg(TLI.getRegClassFor(DestVT)); BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, TII.get(AArch64::SUBREG_TO_REG), ResultReg) .addImm(0) .addReg(SrcReg) .addImm(AArch64::sub_32); - else - BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DbgLoc, - TII.get(TargetOpcode::COPY), ResultReg) - .addReg(SrcReg); + } else + ResultReg = SrcReg; } } |