summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Target/AArch64/AArch64BranchRelaxation.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2014-06-18 05:05:13 +0000
committerCraig Topper <craig.topper@gmail.com>2014-06-18 05:05:13 +0000
commit2a30d7889fc54c8a74d73b79be3dd030bac41b06 (patch)
tree2e930ab7dd12150c6d0809b193b24f5618beeb2c /llvm/lib/Target/AArch64/AArch64BranchRelaxation.cpp
parentf29276edb7b9c85c9f521eb3e301259bee17aa33 (diff)
downloadbcm5719-llvm-2a30d7889fc54c8a74d73b79be3dd030bac41b06.tar.gz
bcm5719-llvm-2a30d7889fc54c8a74d73b79be3dd030bac41b06.zip
Replace some assert(0)'s with llvm_unreachable.
llvm-svn: 211141
Diffstat (limited to 'llvm/lib/Target/AArch64/AArch64BranchRelaxation.cpp')
-rw-r--r--llvm/lib/Target/AArch64/AArch64BranchRelaxation.cpp6
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/Target/AArch64/AArch64BranchRelaxation.cpp b/llvm/lib/Target/AArch64/AArch64BranchRelaxation.cpp
index 52094526727..484e7e8ffce 100644
--- a/llvm/lib/Target/AArch64/AArch64BranchRelaxation.cpp
+++ b/llvm/lib/Target/AArch64/AArch64BranchRelaxation.cpp
@@ -291,7 +291,7 @@ static bool isConditionalBranch(unsigned Opc) {
static MachineBasicBlock *getDestBlock(MachineInstr *MI) {
switch (MI->getOpcode()) {
default:
- assert(0 && "unexpected opcode!");
+ llvm_unreachable("unexpected opcode!");
case AArch64::TBZW:
case AArch64::TBNZW:
case AArch64::TBZX:
@@ -309,7 +309,7 @@ static MachineBasicBlock *getDestBlock(MachineInstr *MI) {
static unsigned getOppositeConditionOpcode(unsigned Opc) {
switch (Opc) {
default:
- assert(0 && "unexpected opcode!");
+ llvm_unreachable("unexpected opcode!");
case AArch64::TBNZW: return AArch64::TBZW;
case AArch64::TBNZX: return AArch64::TBZX;
case AArch64::TBZW: return AArch64::TBNZW;
@@ -325,7 +325,7 @@ static unsigned getOppositeConditionOpcode(unsigned Opc) {
static unsigned getBranchDisplacementBits(unsigned Opc) {
switch (Opc) {
default:
- assert(0 && "unexpected opcode!");
+ llvm_unreachable("unexpected opcode!");
case AArch64::TBNZW:
case AArch64::TBZW:
case AArch64::TBNZX:
OpenPOWER on IntegriCloud