summaryrefslogtreecommitdiffstats
path: root/llvm/lib/TableGen
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2019-10-14 16:46:21 +0000
committerSimon Pilgrim <llvm-dev@redking.me.uk>2019-10-14 16:46:21 +0000
commite8877d0439369215f5ac03ef38414373d495d311 (patch)
tree8590fbfe7046c2d7617e76b1cc9959905dd69d08 /llvm/lib/TableGen
parentef0cb271807df7c261a78dabedfec60046cf7969 (diff)
downloadbcm5719-llvm-e8877d0439369215f5ac03ef38414373d495d311.tar.gz
bcm5719-llvm-e8877d0439369215f5ac03ef38414373d495d311.zip
BitsInit::resolveReferences - silence static analyzer null dereference warning. NFCI.
The static analyzer is warning about a potential null dereference, assert to check that the loop has set the cached pointer. llvm-svn: 374789
Diffstat (limited to 'llvm/lib/TableGen')
-rw-r--r--llvm/lib/TableGen/Record.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/TableGen/Record.cpp b/llvm/lib/TableGen/Record.cpp
index 41c44280d83..835ef8c7141 100644
--- a/llvm/lib/TableGen/Record.cpp
+++ b/llvm/lib/TableGen/Record.cpp
@@ -438,7 +438,7 @@ Init *BitsInit::resolveReferences(Resolver &R) const {
CachedBitVarRef = CurBitVar->getBitVar();
CachedBitVarResolved = CachedBitVarRef->resolveReferences(R);
}
-
+ assert(CachedBitVarResolved && "Unresolved bitvar reference");
NewBit = CachedBitVarResolved->getBit(CurBitVar->getBitNum());
} else {
// getBit(0) implicitly converts int and bits<1> values to bit.
OpenPOWER on IntegriCloud