summaryrefslogtreecommitdiffstats
path: root/llvm/lib/TableGen/module.modulemap
diff options
context:
space:
mode:
authorSaleem Abdulrasool <compnerd@compnerd.org>2014-05-21 01:25:24 +0000
committerSaleem Abdulrasool <compnerd@compnerd.org>2014-05-21 01:25:24 +0000
commit8d60fdc50d9620696ae242dd91be0d16c61a15a6 (patch)
treee844d16a5d13288a1a63cb0a5f04b39ed26327e8 /llvm/lib/TableGen/module.modulemap
parentb671e34c36463f972a3984e407f91484ad6e5806 (diff)
downloadbcm5719-llvm-8d60fdc50d9620696ae242dd91be0d16c61a15a6.tar.gz
bcm5719-llvm-8d60fdc50d9620696ae242dd91be0d16c61a15a6.zip
ARM: correct bundle generation for MOV32T relocations
Although the previous code would construct a bundle and add the correct elements to it, it would not finalise the bundle. This resulted in the InternalRead markers not being added to the MachineOperands nor, more importantly, the externally visible defs to the bundle itself. So, although the bundle was not exposing the def, the generated code would be correct because there was no optimisations being performed. When optimisations were enabled, the post register allocator would kick in, and the hazard recognizer would reorder operations around the load which would define the value being operated upon. Rather than manually constructing the bundle, simply construct and finalise the bundle via the finaliseBundle call after both MIs have been emitted. This improves the code generation with optimisations where IMAGE_REL_ARM_MOV32T relocations are emitted. The changes to the other tests are the result of the bundle generation preventing the scheduler from hoisting the moves across the loads. The net effect of the generated code is equivalent, but, is much more identical to what is actually being lowered. llvm-svn: 209267
Diffstat (limited to 'llvm/lib/TableGen/module.modulemap')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud