summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Object/IRObjectFile.cpp
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2018-01-01 04:52:58 +0000
committerCraig Topper <craig.topper@intel.com>2018-01-01 04:52:58 +0000
commit0d35edda90be3972c86cf2d40d007f2418338e93 (patch)
treeefec95e6961d593f6ff50f05c038fe0d1bdb17d5 /llvm/lib/Object/IRObjectFile.cpp
parentc535adcfc5dd5773366329cb86af38931393df5a (diff)
downloadbcm5719-llvm-0d35edda90be3972c86cf2d40d007f2418338e93.tar.gz
bcm5719-llvm-0d35edda90be3972c86cf2d40d007f2418338e93.zip
[X86] In LowerTruncateVecI1, don't add SHL if the input is known to be all sign bits.
If the input is all sign bits then the LSB through MSB are all the same so we don't need to be move the LSB to the MSB. llvm-svn: 321617
Diffstat (limited to 'llvm/lib/Object/IRObjectFile.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud