summaryrefslogtreecommitdiffstats
path: root/llvm/lib/MC/MCSubtargetInfo.cpp
diff options
context:
space:
mode:
authorBradley Smith <bradley.smith@arm.com>2015-11-16 11:10:19 +0000
committerBradley Smith <bradley.smith@arm.com>2015-11-16 11:10:19 +0000
commit323fee105df3e346837ea741483679d0937a5cda (patch)
tree6f9e36cb506b69dca224d176b2611fa12b9caff3 /llvm/lib/MC/MCSubtargetInfo.cpp
parent2018091e8741b00ddcb0df2351174d26ecb0fbaf (diff)
downloadbcm5719-llvm-323fee105df3e346837ea741483679d0937a5cda.tar.gz
bcm5719-llvm-323fee105df3e346837ea741483679d0937a5cda.zip
[ARM] Introduce subtarget features per ARM architecture.
This allows for accurate architecture targeting as well as removing duplicate information (hardcoded feature strings) from MCTargetDesc. llvm-svn: 253196
Diffstat (limited to 'llvm/lib/MC/MCSubtargetInfo.cpp')
-rw-r--r--llvm/lib/MC/MCSubtargetInfo.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/MC/MCSubtargetInfo.cpp b/llvm/lib/MC/MCSubtargetInfo.cpp
index f3fff72c3c9..dc864d3a17f 100644
--- a/llvm/lib/MC/MCSubtargetInfo.cpp
+++ b/llvm/lib/MC/MCSubtargetInfo.cpp
@@ -32,8 +32,8 @@ void MCSubtargetInfo::InitMCProcessorInfo(StringRef CPU, StringRef FS) {
CPUSchedModel = &MCSchedModel::GetDefaultSchedModel();
}
-void MCSubtargetInfo::setDefaultFeatures(StringRef CPU) {
- FeatureBits = getFeatures(CPU, "", ProcDesc, ProcFeatures);
+void MCSubtargetInfo::setDefaultFeatures(StringRef CPU, StringRef FS) {
+ FeatureBits = getFeatures(CPU, FS, ProcDesc, ProcFeatures);
}
MCSubtargetInfo::MCSubtargetInfo(
OpenPOWER on IntegriCloud