summaryrefslogtreecommitdiffstats
path: root/llvm/lib/ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp
diff options
context:
space:
mode:
authorSimon Dardis <simon.dardis@imgtec.com>2017-01-10 10:28:37 +0000
committerSimon Dardis <simon.dardis@imgtec.com>2017-01-10 10:28:37 +0000
commitf4041a2714052b4229658590c8fab890ef55e14f (patch)
tree141574a9eedbccae9730fd71c147cb28a0f3e80c /llvm/lib/ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp
parente92b965bbf42cba4b45b5307c9feee5338643c85 (diff)
downloadbcm5719-llvm-f4041a2714052b4229658590c8fab890ef55e14f.tar.gz
bcm5719-llvm-f4041a2714052b4229658590c8fab890ef55e14f.zip
[mips] Honour -mno-odd-spreg for vector splat
Previous the lowering of FILL_FW would use the MSA128W register class when performing a vector splat. Instead it should be honouring -mno-odd-spreg and only use the even registers when performing a splat from word to vector register. Logical follow-on from r230235. This fixes PR/31369. Reviewers: slthakur Differential Revision: https://reviews.llvm.org/D28373 llvm-svn: 291556
Diffstat (limited to 'llvm/lib/ExecutionEngine/RuntimeDyld/RuntimeDyldELF.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud