summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorPatrik Hagglund <patrik.h.hagglund@ericsson.com>2012-12-19 11:30:36 +0000
committerPatrik Hagglund <patrik.h.hagglund@ericsson.com>2012-12-19 11:30:36 +0000
commitf9eb168ef40d55a9f14382b7f2f6329d24c8db65 (patch)
tree5e26dae7abf9876cac9e24ed158af14364925d93 /llvm/lib/CodeGen
parent7e1fcb81360450e82226b2f8746d70a72ebec272 (diff)
downloadbcm5719-llvm-f9eb168ef40d55a9f14382b7f2f6329d24c8db65.tar.gz
bcm5719-llvm-f9eb168ef40d55a9f14382b7f2f6329d24c8db65.zip
Change TargetLowering::findRepresentativeClass to take an MVT, instead
of EVT. llvm-svn: 170532
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
index 868a28183a0..2dde692a0cb 100644
--- a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
@@ -712,9 +712,9 @@ bool TargetLowering::isLegalRC(const TargetRegisterClass *RC) const {
/// findRepresentativeClass - Return the largest legal super-reg register class
/// of the register class for the specified type and its associated "cost".
std::pair<const TargetRegisterClass*, uint8_t>
-TargetLowering::findRepresentativeClass(EVT VT) const {
+TargetLowering::findRepresentativeClass(MVT VT) const {
const TargetRegisterInfo *TRI = getTargetMachine().getRegisterInfo();
- const TargetRegisterClass *RC = RegClassForVT[VT.getSimpleVT().SimpleTy];
+ const TargetRegisterClass *RC = RegClassForVT[VT.SimpleTy];
if (!RC)
return std::make_pair(RC, 0);
OpenPOWER on IntegriCloud