summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorDaniel Dunbar <daniel@zuster.org>2009-07-16 23:02:46 +0000
committerDaniel Dunbar <daniel@zuster.org>2009-07-16 23:02:46 +0000
commitf60abdbb5a02593bb312c17ac87131c496a5195d (patch)
tree228b5aa2333467c9b1a362b7d090ec73e01b56b1 /llvm/lib/CodeGen
parente6fc4d69941d08aff4fba8a98cf7d98f62606200 (diff)
downloadbcm5719-llvm-f60abdbb5a02593bb312c17ac87131c496a5195d.tar.gz
bcm5719-llvm-f60abdbb5a02593bb312c17ac87131c496a5195d.zip
Disable this assert for now, it is firing on an llvm-gcc bootstrap. :(
llvm-svn: 76123
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/VirtRegRewriter.cpp2
1 files changed, 2 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/VirtRegRewriter.cpp b/llvm/lib/CodeGen/VirtRegRewriter.cpp
index 61ea80b3d9d..2213c65f343 100644
--- a/llvm/lib/CodeGen/VirtRegRewriter.cpp
+++ b/llvm/lib/CodeGen/VirtRegRewriter.cpp
@@ -491,11 +491,13 @@ static void ReMaterialize(MachineBasicBlock &MBB,
const TargetRegisterInfo *TRI,
VirtRegMap &VRM) {
MachineInstr *ReMatDefMI = VRM.getReMaterializedMI(Reg);
+#if 0
#ifndef NDEBUG
const TargetInstrDesc &TID = ReMatDefMI->getDesc();
assert(TID.getNumDefs() != 1 &&
"Don't know how to remat instructions that define > 1 values!");
#endif
+#endif
TII->reMaterialize(MBB, MII, DestReg,
ReMatDefMI->getOperand(0).getSubReg(), ReMatDefMI);
MachineInstr *NewMI = prior(MII);
OpenPOWER on IntegriCloud