diff options
author | Sanjay Patel <spatel@rotateright.com> | 2018-12-07 15:00:56 +0000 |
---|---|---|
committer | Sanjay Patel <spatel@rotateright.com> | 2018-12-07 15:00:56 +0000 |
commit | bb796cd61c7caabd87c3592f7bd6aba9eb67ff1d (patch) | |
tree | c19e485a8edad1ba467a911a3d3991c9d189e6a9 /llvm/lib/CodeGen | |
parent | 373ca178e187649e1dfe5e96b317d14ef25856ed (diff) | |
download | bcm5719-llvm-bb796cd61c7caabd87c3592f7bd6aba9eb67ff1d.tar.gz bcm5719-llvm-bb796cd61c7caabd87c3592f7bd6aba9eb67ff1d.zip |
[DAGCombiner] remove explicit calls to AddToWorkList; NFCI
As noted in the post-commit thread for rL347917:
http://lists.llvm.org/pipermail/llvm-commits/Week-of-Mon-20181203/608936.html
...we don't need to repeat these calls because the combiner does it automatically.
llvm-svn: 348597
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r-- | llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp | 6 |
1 files changed, 0 insertions, 6 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp b/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp index 249cf5e9ab5..d0f7f150001 100644 --- a/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp +++ b/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp @@ -3755,7 +3755,6 @@ SDValue DAGCombiner::hoistLogicOpWithSameOpcodeHands(SDNode *N) { } // logic_op (hand_op X), (hand_op Y) --> hand_op (logic_op X, Y) SDValue Logic = DAG.getNode(LogicOpcode, DL, XVT, X, Y); - AddToWorklist(Logic.getNode()); return DAG.getNode(HandOpcode, DL, VT, Logic); } @@ -3768,7 +3767,6 @@ SDValue DAGCombiner::hoistLogicOpWithSameOpcodeHands(SDNode *N) { if (!N0.hasOneUse() || !N1.hasOneUse()) return SDValue(); SDValue Logic = DAG.getNode(LogicOpcode, DL, XVT, X, Y); - AddToWorklist(Logic.getNode()); return DAG.getNode(HandOpcode, DL, VT, Logic, N0.getOperand(1)); } @@ -3778,7 +3776,6 @@ SDValue DAGCombiner::hoistLogicOpWithSameOpcodeHands(SDNode *N) { if (!N0.hasOneUse() || !N1.hasOneUse()) return SDValue(); SDValue Logic = DAG.getNode(LogicOpcode, DL, XVT, X, Y); - AddToWorklist(Logic.getNode()); return DAG.getNode(HandOpcode, DL, VT, Logic); } @@ -3794,7 +3791,6 @@ SDValue DAGCombiner::hoistLogicOpWithSameOpcodeHands(SDNode *N) { // Input types must be integer and the same. if (XVT.isInteger() && XVT == Y.getValueType()) { SDValue Logic = DAG.getNode(LogicOpcode, DL, XVT, X, Y); - AddToWorklist(Logic.getNode()); return DAG.getNode(HandOpcode, DL, VT, Logic); } } @@ -3835,7 +3831,6 @@ SDValue DAGCombiner::hoistLogicOpWithSameOpcodeHands(SDNode *N) { if (N0.getOperand(1) == N1.getOperand(1) && ShOp.getNode()) { SDValue Logic = DAG.getNode(LogicOpcode, DL, VT, N0.getOperand(0), N1.getOperand(0)); - AddToWorklist(Logic.getNode()); return DAG.getVectorShuffle(VT, DL, Logic, ShOp, SVN0->getMask()); } @@ -3849,7 +3844,6 @@ SDValue DAGCombiner::hoistLogicOpWithSameOpcodeHands(SDNode *N) { if (N0.getOperand(0) == N1.getOperand(0) && ShOp.getNode()) { SDValue Logic = DAG.getNode(LogicOpcode, DL, VT, N0.getOperand(1), N1.getOperand(1)); - AddToWorklist(Logic.getNode()); return DAG.getVectorShuffle(VT, DL, ShOp, Logic, SVN0->getMask()); } } |