summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorMichael Liao <michael.liao@intel.com>2012-09-17 18:05:20 +0000
committerMichael Liao <michael.liao@intel.com>2012-09-17 18:05:20 +0000
commitb503b323f36d88880411945134c22cba44102ae1 (patch)
tree13c119e5fbc853accbfb926245e28765bc9c4cbc /llvm/lib/CodeGen
parent4c36349de9682f515682a17b09fba1ab195b6b6a (diff)
downloadbcm5719-llvm-b503b323f36d88880411945134c22cba44102ae1.tar.gz
bcm5719-llvm-b503b323f36d88880411945134c22cba44102ae1.zip
Fix PR13859
- Preserve the original NOutVT during casting from vector to integer by extracting vector elements. llvm-svn: 164042
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp13
1 files changed, 7 insertions, 6 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp b/llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp
index 08668e1b40a..7b8f138a34b 100644
--- a/llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/LegalizeTypesGeneric.cpp
@@ -95,17 +95,18 @@ void DAGTypeLegalizer::ExpandRes_BITCAST(SDNode *N, SDValue &Lo, SDValue &Hi) {
// Handle cases like i64 = BITCAST v1i64 on x86, where the operand
// is legal but the result is not.
unsigned NumElems = 2;
- EVT NVT = EVT::getVectorVT(*DAG.getContext(), NOutVT, NumElems);
+ EVT ElemVT = NOutVT;
+ EVT NVT = EVT::getVectorVT(*DAG.getContext(), ElemVT, NumElems);
- // If <NOutVT * N> is not a legal type, try <NOutVT/2 * (N*2)>.
+ // If <ElemVT * N> is not a legal type, try <ElemVT/2 * (N*2)>.
while (!isTypeLegal(NVT)) {
- unsigned NewSizeInBits = NOutVT.getSizeInBits() / 2;
+ unsigned NewSizeInBits = ElemVT.getSizeInBits() / 2;
// If the element size is smaller than byte, bail.
if (NewSizeInBits < 8)
break;
NumElems *= 2;
- NOutVT = EVT::getIntegerVT(*DAG.getContext(), NewSizeInBits);
- NVT = EVT::getVectorVT(*DAG.getContext(), NOutVT, NumElems);
+ ElemVT = EVT::getIntegerVT(*DAG.getContext(), NewSizeInBits);
+ NVT = EVT::getVectorVT(*DAG.getContext(), ElemVT, NumElems);
}
if (isTypeLegal(NVT)) {
@@ -113,7 +114,7 @@ void DAGTypeLegalizer::ExpandRes_BITCAST(SDNode *N, SDValue &Lo, SDValue &Hi) {
SmallVector<SDValue, 8> Vals;
for (unsigned i = 0; i < NumElems; ++i)
- Vals.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, NOutVT,
+ Vals.push_back(DAG.getNode(ISD::EXTRACT_VECTOR_ELT, dl, ElemVT,
CastInOp, DAG.getIntPtrConstant(i)));
// Build Lo, Hi pair by pairing extracted elements if needed.
OpenPOWER on IntegriCloud