summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2006-11-01 23:18:32 +0000
committerEvan Cheng <evan.cheng@apple.com>2006-11-01 23:18:32 +0000
commit93cdd149f7f5787b80ff24fe133048aba357d0ad (patch)
tree9565bd37b409087b60d14cd266180b947f7ed084 /llvm/lib/CodeGen
parentd8697deca33f5cb40d2d13e27aa02c1425b3a330 (diff)
downloadbcm5719-llvm-93cdd149f7f5787b80ff24fe133048aba357d0ad.tar.gz
bcm5719-llvm-93cdd149f7f5787b80ff24fe133048aba357d0ad.zip
Rename
llvm-svn: 31364
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/RegAllocSimple.cpp2
-rw-r--r--llvm/lib/CodeGen/VirtRegMap.cpp2
2 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/RegAllocSimple.cpp b/llvm/lib/CodeGen/RegAllocSimple.cpp
index 0a911249618..088be47e14d 100644
--- a/llvm/lib/CodeGen/RegAllocSimple.cpp
+++ b/llvm/lib/CodeGen/RegAllocSimple.cpp
@@ -200,7 +200,7 @@ void RegAllocSimple::AllocateBasicBlock(MachineBasicBlock &MBB) {
if (physReg == 0) {
if (op.isDef()) {
int TiedOp = TM->getInstrInfo()
- ->getTiedToSrcOperand(MI->getOpcode(), i);
+ ->findTiedToSrcOperand(MI->getOpcode(), i);
if (TiedOp == -1) {
physReg = getFreeReg(virtualReg);
} else {
diff --git a/llvm/lib/CodeGen/VirtRegMap.cpp b/llvm/lib/CodeGen/VirtRegMap.cpp
index 911c5c6b792..522590a1a9e 100644
--- a/llvm/lib/CodeGen/VirtRegMap.cpp
+++ b/llvm/lib/CodeGen/VirtRegMap.cpp
@@ -821,7 +821,7 @@ void LocalSpiller::RewriteMBB(MachineBasicBlock &MBB, VirtRegMap &VRM) {
// If this def is part of a two-address operand, make sure to execute
// the store from the correct physical register.
unsigned PhysReg;
- int TiedOp = TII->getTiedToSrcOperand(MI.getOpcode(), i);
+ int TiedOp = TII->findTiedToSrcOperand(MI.getOpcode(), i);
if (TiedOp != -1)
PhysReg = MI.getOperand(TiedOp).getReg();
else
OpenPOWER on IntegriCloud