summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2006-03-31 18:20:46 +0000
committerChris Lattner <sabre@nondot.org>2006-03-31 18:20:46 +0000
commit8d90f526d73841b5ca5570a8425a292afedda0f9 (patch)
tree99920d903910abdeba1f2ac45b6ab157dd0922b2 /llvm/lib/CodeGen
parent7e30af38873a28d5a9ae522614159d160df38cd5 (diff)
downloadbcm5719-llvm-8d90f526d73841b5ca5570a8425a292afedda0f9.tar.gz
bcm5719-llvm-8d90f526d73841b5ca5570a8425a292afedda0f9.zip
Do not endian swap the operands to a store if the operands came from a vector.
This fixes UnitTests/Vector/simple.c with altivec. llvm-svn: 27298
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp6
1 files changed, 3 insertions, 3 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp b/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
index 068a71ef8a7..443bba5fc4e 100644
--- a/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
@@ -1450,10 +1450,10 @@ SDOperand SelectionDAGLegalize::LegalizeOp(SDOperand Op) {
} else {
ExpandOp(Node->getOperand(1), Lo, Hi);
IncrementSize = MVT::getSizeInBits(Hi.getValueType())/8;
- }
- if (!TLI.isLittleEndian())
- std::swap(Lo, Hi);
+ if (!TLI.isLittleEndian())
+ std::swap(Lo, Hi);
+ }
Lo = DAG.getNode(ISD::STORE, MVT::Other, Tmp1, Lo, Tmp2,
Node->getOperand(3));
OpenPOWER on IntegriCloud