summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2009-08-04 21:29:11 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2009-08-04 21:29:11 +0000
commit86cdcdc3d2f2152459273c6787dd732d5afbfd37 (patch)
tree62f553fdefc44ee1d5cdcf21f6390587c5ff9e53 /llvm/lib/CodeGen
parentf2dbd2e2057ab30d1cb93a65d48f55c4964c5c08 (diff)
downloadbcm5719-llvm-86cdcdc3d2f2152459273c6787dd732d5afbfd37.tar.gz
bcm5719-llvm-86cdcdc3d2f2152459273c6787dd732d5afbfd37.zip
Don't give implicit machine operands special treatment in the register scavenger.
Imp-def is *not* allowed to redefine a live register. Imp-use is *not* allowed to use a dead register. llvm-svn: 78106
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/RegisterScavenging.cpp7
1 files changed, 2 insertions, 5 deletions
diff --git a/llvm/lib/CodeGen/RegisterScavenging.cpp b/llvm/lib/CodeGen/RegisterScavenging.cpp
index 0a29ef02bcb..1cd7e089ce0 100644
--- a/llvm/lib/CodeGen/RegisterScavenging.cpp
+++ b/llvm/lib/CodeGen/RegisterScavenging.cpp
@@ -226,7 +226,7 @@ void RegScavenger::forward() {
const MachineOperand MO = *UseMOs[i].first;
unsigned Reg = MO.getReg();
- assert((MO.isImplicit() || isUsed(Reg)) && "Using an undefined register!");
+ assert(isUsed(Reg) && "Using an undefined register!");
if (MO.isKill() && !isReserved(Reg)) {
KillRegs.set(Reg);
@@ -276,10 +276,7 @@ void RegScavenger::forward() {
if (RedefinesSuperRegPart(MI, MO, TRI))
continue;
- // Implicit def is allowed to "re-define" any register. Similarly,
- // implicitly defined registers can be clobbered.
- assert((MO.isImplicit() || isReserved(Reg) || isUnused(Reg) ||
- isSuperRegUsed(Reg) ||
+ assert((isReserved(Reg) || isUnused(Reg) || isSuperRegUsed(Reg) ||
isLiveInButUnusedBefore(Reg, MI, MBB, TRI, MRI)) &&
"Re-defining a live register!");
setUsed(Reg);
OpenPOWER on IntegriCloud