summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2007-04-14 02:26:56 +0000
committerChris Lattner <sabre@nondot.org>2007-04-14 02:26:56 +0000
commit7196f09edc50228a4292bab0a65a8b680a234273 (patch)
tree3a7bd9d9e992f73fa6320310b23dfbc3fb8e58ce /llvm/lib/CodeGen
parent49fa8d2bff228d756c080b6396e5aa2c3d272b56 (diff)
downloadbcm5719-llvm-7196f09edc50228a4292bab0a65a8b680a234273.tar.gz
bcm5719-llvm-7196f09edc50228a4292bab0a65a8b680a234273.zip
disable shift/and lowering to work around PR1325 for now.
llvm-svn: 35985
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp4
1 files changed, 3 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
index 97f083634d6..8a9efadd5b4 100644
--- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
@@ -1677,7 +1677,9 @@ bool SelectionDAGLowering::handleBTSplitSwitchCase(CaseRec& CR,
bool SelectionDAGLowering::handleBitTestsSwitchCase(CaseRec& CR,
CaseRecVector& WorkList,
Value* SV,
- MachineBasicBlock* Default) {
+ MachineBasicBlock* Default){
+ return false; // DISABLED FOR NOW: PR1325.
+
unsigned IntPtrBits = getSizeInBits(TLI.getPointerTy());
Case& FrontCase = *CR.Range.first;
OpenPOWER on IntegriCloud