summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2008-09-05 18:13:01 +0000
committerDan Gohman <gohman@apple.com>2008-09-05 18:13:01 +0000
commit677c3afbd1d2c4c8e913d75877f55ad8b147fba2 (patch)
treeae7496688ad4fdb4dc52c1be54a04475ca257ff7 /llvm/lib/CodeGen
parent6ddf53e4bda2ebb9c0206186153bf291ff4d6a67 (diff)
downloadbcm5719-llvm-677c3afbd1d2c4c8e913d75877f55ad8b147fba2.tar.gz
bcm5719-llvm-677c3afbd1d2c4c8e913d75877f55ad8b147fba2.zip
Revert r55817. It broke PIC. FastISel will need to find a different
approach here. llvm-svn: 55842
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/ScheduleDAGEmit.cpp4
1 files changed, 1 insertions, 3 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGEmit.cpp b/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGEmit.cpp
index fff444087a8..21c12d3993f 100644
--- a/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGEmit.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGEmit.cpp
@@ -731,9 +731,7 @@ void ScheduleDAG::EmitLiveInCopies(MachineBasicBlock *MBB) {
/// EmitSchedule - Emit the machine code in scheduled order.
MachineBasicBlock *ScheduleDAG::EmitSchedule() {
- // If we're emitting the first code into the entry block, we
- // have additional work to do.
- bool isEntryBB = &MF->front() == BB && BB->empty();
+ bool isEntryBB = &MF->front() == BB;
if (isEntryBB && !SchedLiveInCopies) {
// If this is the first basic block in the function, and if it has live ins
OpenPOWER on IntegriCloud