summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@intel.com>2019-08-21 19:14:48 +0000
committerCraig Topper <craig.topper@intel.com>2019-08-21 19:14:48 +0000
commit3f59bfd5be39687cd3a853aaffe8ef2d84ab2ff8 (patch)
tree81bd7b3ebdfcfb7bbe8f62d426581b79eabd0a59 /llvm/lib/CodeGen
parent8d5fbecf8ba7a2ef98d003e5d1f85c023b761ad2 (diff)
downloadbcm5719-llvm-3f59bfd5be39687cd3a853aaffe8ef2d84ab2ff8.tar.gz
bcm5719-llvm-3f59bfd5be39687cd3a853aaffe8ef2d84ab2ff8.zip
[MVT] Add v16f16 and v32f16 vectors.
I might look at improving PR43065 which will require being able to mark a 256 and 512 bit vector of f16 as Legal. Differential Revision: https://reviews.llvm.org/D66515 llvm-svn: 369565
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/ValueTypes.cpp2
1 files changed, 2 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/ValueTypes.cpp b/llvm/lib/CodeGen/ValueTypes.cpp
index 811ed93ecf4..221649fefb0 100644
--- a/llvm/lib/CodeGen/ValueTypes.cpp
+++ b/llvm/lib/CodeGen/ValueTypes.cpp
@@ -330,6 +330,8 @@ Type *EVT::getTypeForEVT(LLVMContext &Context) const {
case MVT::v3f16: return VectorType::get(Type::getHalfTy(Context), 3);
case MVT::v4f16: return VectorType::get(Type::getHalfTy(Context), 4);
case MVT::v8f16: return VectorType::get(Type::getHalfTy(Context), 8);
+ case MVT::v16f16: return VectorType::get(Type::getHalfTy(Context), 16);
+ case MVT::v32f16: return VectorType::get(Type::getHalfTy(Context), 32);
case MVT::v1f32: return VectorType::get(Type::getFloatTy(Context), 1);
case MVT::v2f32: return VectorType::get(Type::getFloatTy(Context), 2);
case MVT::v3f32: return VectorType::get(Type::getFloatTy(Context), 3);
OpenPOWER on IntegriCloud