summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorTim Northover <tnorthover@apple.com>2017-01-19 23:59:35 +0000
committerTim Northover <tnorthover@apple.com>2017-01-19 23:59:35 +0000
commit3babfef11d7cce0688c89e96700a83cd62244f99 (patch)
treed4b4cb00f25fc6cef1d8cc4de8a72b23f3dc626c /llvm/lib/CodeGen
parentb8c2a52266cd622a10be8904f49faa02d0fe2438 (diff)
downloadbcm5719-llvm-3babfef11d7cce0688c89e96700a83cd62244f99.tar.gz
bcm5719-llvm-3babfef11d7cce0688c89e96700a83cd62244f99.zip
AArch64: fall back to DAG ISel for inline assembly.
We can't currently handle "calls" to inlineasm strings so it's better to let the DAG handle it than generate rubbish. llvm-svn: 292540
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp3
1 files changed, 3 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp b/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
index b1f8afcc9bd..821ebf97ce5 100644
--- a/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
+++ b/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
@@ -581,6 +581,9 @@ bool IRTranslator::translateCall(const User &U, MachineIRBuilder &MIRBuilder) {
auto TII = MF->getTarget().getIntrinsicInfo();
const Function *F = CI.getCalledFunction();
+ if (CI.isInlineAsm())
+ return false;
+
if (!F || !F->isIntrinsic()) {
unsigned Res = CI.getType()->isVoidTy() ? 0 : getOrCreateVReg(CI);
SmallVector<unsigned, 8> Args;
OpenPOWER on IntegriCloud