summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorCraig Topper <craig.topper@gmail.com>2017-04-28 16:58:05 +0000
committerCraig Topper <craig.topper@gmail.com>2017-04-28 16:58:05 +0000
commit24db6b800fcdf0b45f1e2489ec3a7fb57937f0d1 (patch)
tree9bb13c2474c0f2d0e37ee8db12b9c27b7ebc4fa2 /llvm/lib/CodeGen
parent96d6ee857653f7b155fa96e5200de3a527ec31c2 (diff)
downloadbcm5719-llvm-24db6b800fcdf0b45f1e2489ec3a7fb57937f0d1.tar.gz
bcm5719-llvm-24db6b800fcdf0b45f1e2489ec3a7fb57937f0d1.zip
[APInt] Add clearSignBit method. Use it and setSignBit in a few places. NFCI
llvm-svn: 301656
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp b/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
index 2ab2e2fb44f..dabfb8bd06d 100644
--- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
@@ -2719,7 +2719,7 @@ void SelectionDAG::computeKnownBits(SDValue Op, KnownBits &Known,
// We only know that the absolute values's MSB will be zero iff there is
// a set bit that isn't the sign bit (otherwise it could be INT_MIN).
- Known2.One.clearBit(BitWidth - 1);
+ Known2.One.clearSignBit();
if (Known2.One.getBoolValue()) {
Known.Zero = APInt::getSignMask(BitWidth);
break;
OpenPOWER on IntegriCloud