summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2010-08-10 02:39:45 +0000
committerEvan Cheng <evan.cheng@apple.com>2010-08-10 02:39:45 +0000
commit23ef82909679628ea57d8310c7c86fad9d88ad74 (patch)
treec98e6172b9719b0ee79c181336746f948752ae00 /llvm/lib/CodeGen
parentcedf23dfe5dffcdc6890de033191e14050654614 (diff)
downloadbcm5719-llvm-23ef82909679628ea57d8310c7c86fad9d88ad74.tar.gz
bcm5719-llvm-23ef82909679628ea57d8310c7c86fad9d88ad74.zip
Add missing null check reported by Amaury Pouly.
llvm-svn: 110649
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp5
1 files changed, 3 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp b/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
index 06cf0530875..f1bf82ab145 100644
--- a/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
@@ -59,8 +59,9 @@ SUnit *ScheduleDAGSDNodes::NewSUnit(SDNode *N) {
SUnits.back().OrigNode = &SUnits.back();
SUnit *SU = &SUnits.back();
const TargetLowering &TLI = DAG->getTargetLoweringInfo();
- if (N->isMachineOpcode() &&
- N->getMachineOpcode() == TargetOpcode::IMPLICIT_DEF)
+ if (!N ||
+ (N->isMachineOpcode() &&
+ N->getMachineOpcode() == TargetOpcode::IMPLICIT_DEF))
SU->SchedulingPref = Sched::None;
else
SU->SchedulingPref = TLI.getSchedulingPreference(N);
OpenPOWER on IntegriCloud