summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2007-04-06 17:47:14 +0000
committerChris Lattner <sabre@nondot.org>2007-04-06 17:47:14 +0000
commit1c741e95d35ebd39082c4de29fb67f0391d2b9e0 (patch)
tree910a405236a7dbbca64772712b9573a00f5829ab /llvm/lib/CodeGen
parent8d529a18f427f2bead02b02a783527361b1d8929 (diff)
downloadbcm5719-llvm-1c741e95d35ebd39082c4de29fb67f0391d2b9e0.tar.gz
bcm5719-llvm-1c741e95d35ebd39082c4de29fb67f0391d2b9e0.zip
minor comment fix
llvm-svn: 35696
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
index f824950d464..1947414884c 100644
--- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
@@ -2840,7 +2840,7 @@ GetRegistersForValue(const std::string &ConstrCode,
// Okay, this register is good, we can use it.
++NumAllocated;
- // If we allocated enough consecutive
+ // If we allocated enough consecutive registers, succeed.
if (NumAllocated == NumRegs) {
unsigned RegStart = (i-NumAllocated)+1;
unsigned RegEnd = i+1;
OpenPOWER on IntegriCloud