summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2008-12-03 19:30:13 +0000
committerDan Gohman <gohman@apple.com>2008-12-03 19:30:13 +0000
commit1a32dda4aa1ca008468738aedd100ac389ba6bd9 (patch)
tree692c632b35fc81998f32031f012c8ecfb25e2e36 /llvm/lib/CodeGen
parentd49ceff6bad1aeca83f39806e732a58fac3e6ee2 (diff)
downloadbcm5719-llvm-1a32dda4aa1ca008468738aedd100ac389ba6bd9.tar.gz
bcm5719-llvm-1a32dda4aa1ca008468738aedd100ac389ba6bd9.zip
Add a comment about callee-saved registers.
llvm-svn: 60495
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/PostRASchedulerList.cpp2
1 files changed, 2 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/PostRASchedulerList.cpp b/llvm/lib/CodeGen/PostRASchedulerList.cpp
index 09125d04887..bd9783281cc 100644
--- a/llvm/lib/CodeGen/PostRASchedulerList.cpp
+++ b/llvm/lib/CodeGen/PostRASchedulerList.cpp
@@ -278,6 +278,8 @@ bool SchedulePostRATDList::BreakAntiDependencies() {
// TODO: If the callee saves and restores these, then we can potentially
// use them between the save and the restore. To do that, we could scan
// the exit blocks to see which of these registers are defined.
+ // Alternatively, calle-saved registers that aren't saved and restored
+ // could be marked live-in in every block.
for (const unsigned *I = TRI->getCalleeSavedRegs(); *I; ++I) {
unsigned Reg = *I;
Classes[Reg] = reinterpret_cast<TargetRegisterClass *>(-1);
OpenPOWER on IntegriCloud