summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2008-12-02 02:15:36 +0000
committerEvan Cheng <evan.cheng@apple.com>2008-12-02 02:15:36 +0000
commit1718fd4375216d808d96661b731434d2969872ea (patch)
treed6452c0a086154d58e94cfe9ae105ed20c9edc72 /llvm/lib/CodeGen
parent8c76670b5a03dc5f4904790f08ee820f6b142702 (diff)
downloadbcm5719-llvm-1718fd4375216d808d96661b731434d2969872ea.tar.gz
bcm5719-llvm-1718fd4375216d808d96661b731434d2969872ea.zip
Fix PR3124: overly strict assert.
llvm-svn: 60392
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/VirtRegMap.cpp6
1 files changed, 4 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/VirtRegMap.cpp b/llvm/lib/CodeGen/VirtRegMap.cpp
index 7ce53474822..dab0215005d 100644
--- a/llvm/lib/CodeGen/VirtRegMap.cpp
+++ b/llvm/lib/CodeGen/VirtRegMap.cpp
@@ -1760,8 +1760,10 @@ void LocalSpiller::RewriteMBB(MachineBasicBlock &MBB, VirtRegMap &VRM) {
SmallVector<unsigned, 2> KillRegs;
InvalidateKills(MI, RegKills, KillOps, &KillRegs);
if (MO.isDead() && !KillRegs.empty()) {
- // Source register or an implicit super-register use is killed.
- assert(KillRegs[0] == Dst || TRI->isSubRegister(KillRegs[0], Dst));
+ // Source register or an implicit super/sub-register use is killed.
+ assert(KillRegs[0] == Dst ||
+ TRI->isSubRegister(KillRegs[0], Dst) ||
+ TRI->isSuperRegister(KillRegs[0], Dst));
// Last def is now dead.
TransferDeadness(&MBB, Dist, Src, RegKills, KillOps);
}
OpenPOWER on IntegriCloud