summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorSanjay Patel <spatel@rotateright.com>2018-01-18 15:25:32 +0000
committerSanjay Patel <spatel@rotateright.com>2018-01-18 15:25:32 +0000
commit0e690b05d1369ed36527d59f9469f7ad4c187fe8 (patch)
tree67d5d37052334ac379134659f795b0c8a0582435 /llvm/lib/CodeGen
parent295c8e1e2df57c9c85029e256a561b131043b0cd (diff)
downloadbcm5719-llvm-0e690b05d1369ed36527d59f9469f7ad4c187fe8.tar.gz
bcm5719-llvm-0e690b05d1369ed36527d59f9469f7ad4c187fe8.zip
[TargetLowering] add punctuation for readability; NFC
llvm-svn: 322855
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
index b8bfec19481..060d65123dc 100644
--- a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
@@ -580,7 +580,7 @@ bool TargetLowering::SimplifyDemandedBits(SDValue Op,
KnownBits LHSKnown;
// Do not increment Depth here; that can cause an infinite loop.
TLO.DAG.computeKnownBits(Op0, LHSKnown, Depth);
- // If the LHS already has zeros where RHSC does, this and is dead.
+ // If the LHS already has zeros where RHSC does, this 'and' is dead.
if ((LHSKnown.Zero & NewMask) == (~RHSC->getAPIntValue() & NewMask))
return TLO.CombineTo(Op, Op0);
OpenPOWER on IntegriCloud