summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen
diff options
context:
space:
mode:
authorDavid Goodwin <david_goodwin@apple.com>2009-11-10 00:48:55 +0000
committerDavid Goodwin <david_goodwin@apple.com>2009-11-10 00:48:55 +0000
commit0d412c25281825902d8a942c388dab561b6adaee (patch)
treeefaf40f88deb0f8824b3ff7b5d86b4936d50b5a7 /llvm/lib/CodeGen
parenta8b869e79409f32648580d1532e42c53547d7570 (diff)
downloadbcm5719-llvm-0d412c25281825902d8a942c388dab561b6adaee.tar.gz
bcm5719-llvm-0d412c25281825902d8a942c388dab561b6adaee.zip
Fixed to address code review. No functional changes.
llvm-svn: 86634
Diffstat (limited to 'llvm/lib/CodeGen')
-rw-r--r--llvm/lib/CodeGen/PostRASchedulerList.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/PostRASchedulerList.cpp b/llvm/lib/CodeGen/PostRASchedulerList.cpp
index 5917e76004a..b5729bbed55 100644
--- a/llvm/lib/CodeGen/PostRASchedulerList.cpp
+++ b/llvm/lib/CodeGen/PostRASchedulerList.cpp
@@ -216,7 +216,7 @@ bool PostRAScheduler::runOnMachineFunction(MachineFunction &Fn) {
// Check for explicit enable/disable of post-ra scheduling.
TargetSubtarget::AntiDepBreakMode AntiDepMode = TargetSubtarget::ANTIDEP_NONE;
- TargetSubtarget::ExcludedRCVector ExcludedRCs;
+ SmallVector<TargetRegisterClass*, 4> ExcludedRCs;
if (EnablePostRAScheduler.getPosition() > 0) {
if (!EnablePostRAScheduler)
return false;
OpenPOWER on IntegriCloud