summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/TargetSubtargetInfo.cpp
diff options
context:
space:
mode:
authorSanjoy Das <sanjoy@playingwithpointers.com>2017-06-19 22:35:48 +0000
committerSanjoy Das <sanjoy@playingwithpointers.com>2017-06-19 22:35:48 +0000
commit7ba830d61cfe8b4cfd8c61b7bbb6e2fa89677952 (patch)
treebdd8b29341a4eb71b0d6a4c233deebb65a7f4d1b /llvm/lib/CodeGen/TargetSubtargetInfo.cpp
parentde6cce2236c53f08107ab60dc47f3b7e4f5cc939 (diff)
downloadbcm5719-llvm-7ba830d61cfe8b4cfd8c61b7bbb6e2fa89677952.tar.gz
bcm5719-llvm-7ba830d61cfe8b4cfd8c61b7bbb6e2fa89677952.zip
Fix machine instruction in test case
The AMD64rm instruction used in the test case was incorrect. Since the first input register to AND64rm is tied to output register, they must be the same. Thanks for Jesper Antonsson for pointing this out! llvm-svn: 305756
Diffstat (limited to 'llvm/lib/CodeGen/TargetSubtargetInfo.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud