summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
diff options
context:
space:
mode:
authorBill Wendling <isanbard@gmail.com>2008-02-26 21:11:01 +0000
committerBill Wendling <isanbard@gmail.com>2008-02-26 21:11:01 +0000
commitc24ea4fb41061acf696e9dd77022868d7ce69bb4 (patch)
tree102f1325fe103ce1d13586b5975c8040f3a8e514 /llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
parentc7ba873dc729aaaad9d65b2264d11dcf7aacb1d4 (diff)
downloadbcm5719-llvm-c24ea4fb41061acf696e9dd77022868d7ce69bb4.tar.gz
bcm5719-llvm-c24ea4fb41061acf696e9dd77022868d7ce69bb4.zip
Change "Name" to "AsmName" in the target register info. Gee, a refactoring tool
would have been a Godsend here! llvm-svn: 47625
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
index 22e2117bad8..43e8969c087 100644
--- a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
@@ -1648,7 +1648,7 @@ getRegForInlineAsmConstraint(const std::string &Constraint,
for (TargetRegisterClass::iterator I = RC->begin(), E = RC->end();
I != E; ++I) {
- if (StringsEqualNoCase(RegName, RI->get(*I).Name))
+ if (StringsEqualNoCase(RegName, RI->get(*I).AsmName))
return std::make_pair(*I, RC);
}
}
OpenPOWER on IntegriCloud