summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
diff options
context:
space:
mode:
authorDale Johannesen <dalej@apple.com>2010-10-20 21:32:10 +0000
committerDale Johannesen <dalej@apple.com>2010-10-20 21:32:10 +0000
commit320a553319a3631e66d3724952068472144f81e9 (patch)
tree94f1f13f4c792e6151ed49b0741d66e1b6f31d0b /llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
parent983fb5de5fb06a23d2c561f6cfcd8dc8fbce0c11 (diff)
downloadbcm5719-llvm-320a553319a3631e66d3724952068472144f81e9.tar.gz
bcm5719-llvm-320a553319a3631e66d3724952068472144f81e9.zip
Remove Synthesizable from the Type system; as MMX vector
types are no longer Legal on X86, we don't need it. No functional change. 8499854. llvm-svn: 116947
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
index af48739c17a..fdd467a794c 100644
--- a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
@@ -793,7 +793,7 @@ void TargetLowering::computeRegisterProperties() {
EVT SVT = (MVT::SimpleValueType)nVT;
if (SVT.getVectorElementType() == EltVT &&
SVT.getVectorNumElements() > NElts &&
- isTypeSynthesizable(SVT)) {
+ isTypeLegal(SVT)) {
TransformToType[i] = SVT;
RegisterTypeForVT[i] = SVT;
NumRegistersForVT[i] = 1;
OpenPOWER on IntegriCloud