summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2007-02-01 04:55:59 +0000
committerChris Lattner <sabre@nondot.org>2007-02-01 04:55:59 +0000
commit296a83cefb5b4389100ce69fcffcb9602c59d877 (patch)
tree1cd3028612eb1d68d5542d8381f4e92faab41020 /llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
parent06736d0f88283d4c3ed857f40a6a85465815c148 (diff)
downloadbcm5719-llvm-296a83cefb5b4389100ce69fcffcb9602c59d877.tar.gz
bcm5719-llvm-296a83cefb5b4389100ce69fcffcb9602c59d877.zip
Fit in 80 columns
llvm-svn: 33745
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
index e0e2662ae52..2ebce86a036 100644
--- a/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
@@ -715,7 +715,7 @@ bool TargetLowering::SimplifyDemandedBits(SDOperand Op, uint64_t DemandedMask,
// If none of the top bits are demanded, convert this into an any_extend.
if (NewBits == 0)
- return TLO.CombineTo(Op, TLO.DAG.getNode(ISD::ANY_EXTEND,Op.getValueType(),
+ return TLO.CombineTo(Op,TLO.DAG.getNode(ISD::ANY_EXTEND,Op.getValueType(),
Op.getOperand(0)));
// Since some of the sign extended bits are demanded, we know that the sign
OpenPOWER on IntegriCloud