summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
diff options
context:
space:
mode:
authorAndrew Trick <atrick@apple.com>2013-09-26 05:53:31 +0000
committerAndrew Trick <atrick@apple.com>2013-09-26 05:53:31 +0000
commit6f5aad7a24684a4ddab239990db7c7e7044a93a9 (patch)
tree26668613879cbb68cd069f61756c942cfd7234e1 /llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
parent08249a31b2b5e206c25651ff9638c920f88d145a (diff)
downloadbcm5719-llvm-6f5aad7a24684a4ddab239990db7c7e7044a93a9.tar.gz
bcm5719-llvm-6f5aad7a24684a4ddab239990db7c7e7044a93a9.zip
whitespace
llvm-svn: 191422
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
index fed9f661c2d..8369fd3a971 100644
--- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
@@ -1174,7 +1174,7 @@ static bool MIIsInTerminatorSequence(const MachineInstr *MI) {
// OPI should always be a register definition...
MachineInstr::const_mop_iterator OPI = MI->operands_begin();
- if (!OPI->isReg() || !OPI->isDef())
+ if (!OPI->isReg() || !OPI->isDef())
return false;
// Defining any register via an implicit def is always ok.
@@ -1212,7 +1212,7 @@ static bool MIIsInTerminatorSequence(const MachineInstr *MI) {
/// physical registers.
static MachineBasicBlock::iterator
FindSplitPointForStackProtector(MachineBasicBlock *BB, DebugLoc DL) {
- MachineBasicBlock::iterator SplitPoint = BB->getFirstTerminator();
+ MachineBasicBlock::iterator SplitPoint = BB->getFirstTerminator();
//
if (SplitPoint == BB->begin())
return SplitPoint;
OpenPOWER on IntegriCloud