summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2007-04-14 19:39:41 +0000
committerChris Lattner <sabre@nondot.org>2007-04-14 19:39:41 +0000
commit6bd7b7b30b6a79f52ebff52b03449fb23141e0e6 (patch)
tree023a25e0c0ecbfb73644536ddd8f3a1305f74109 /llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
parent63338746dd04fc6160ff6be9d35216b54e06ec64 (diff)
downloadbcm5719-llvm-6bd7b7b30b6a79f52ebff52b03449fb23141e0e6.tar.gz
bcm5719-llvm-6bd7b7b30b6a79f52ebff52b03449fb23141e0e6.zip
disable switch lowering using shift/and. It still breaks ppc bootstrap for
some reason. :( Will investigate. llvm-svn: 36011
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
index 1f982ce40cc..e009488fd61 100644
--- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGISel.cpp
@@ -1678,6 +1678,7 @@ bool SelectionDAGLowering::handleBitTestsSwitchCase(CaseRec& CR,
CaseRecVector& WorkList,
Value* SV,
MachineBasicBlock* Default){
+ return false;
unsigned IntPtrBits = getSizeInBits(TLI.getPointerTy());
Case& FrontCase = *CR.Range.first;
OpenPOWER on IntegriCloud