diff options
author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2013-10-21 19:24:15 +0000 |
---|---|---|
committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2013-10-21 19:24:15 +0000 |
commit | bbd24901cfb548b18387b056ae38d413874a6b5f (patch) | |
tree | f619b944ea3af41376aa966632bc72ec801dbc27 /llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | |
parent | ad65f10d75716a63c6795868063d9738cb2972da (diff) | |
download | bcm5719-llvm-bbd24901cfb548b18387b056ae38d413874a6b5f.tar.gz bcm5719-llvm-bbd24901cfb548b18387b056ae38d413874a6b5f.zip |
Reuse variable
llvm-svn: 193107
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp')
-rw-r--r-- | llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp index 0971e8a926d..2dee3770534 100644 --- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp +++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp @@ -2448,7 +2448,7 @@ bool SelectionDAGBuilder::handleBitTestsSwitchCase(CaseRec& CR, MachineFunction *CurMF = FuncInfo.MF; // If target does not have legal shift left, do not emit bit tests at all. - if (!TLI->isOperationLegal(ISD::SHL, TLI->getPointerTy())) + if (!TLI->isOperationLegal(ISD::SHL, PTy)) return false; size_t numCmps = 0; |