summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
diff options
context:
space:
mode:
authorDiana Picus <diana.picus@linaro.org>2017-05-02 09:40:49 +0000
committerDiana Picus <diana.picus@linaro.org>2017-05-02 09:40:49 +0000
commit8abcbbb24bd3dabfce0c7476882cbddcee39c2e9 (patch)
tree1cd33e44fef0d165050c695598a20288c4842f45 /llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
parentb7101479a899f7b1da92b1c1e956394e43789c0a (diff)
downloadbcm5719-llvm-8abcbbb24bd3dabfce0c7476882cbddcee39c2e9.tar.gz
bcm5719-llvm-8abcbbb24bd3dabfce0c7476882cbddcee39c2e9.zip
[ARM] GlobalISel: Use TableGen instruction selector
Emit and use the TableGen instruction selector for ARM. At the moment, this allows us to remove the hand-written code for selecting G_SDIV and G_UDIV. Future commits will focus on increasing the code coverage for it and removing more dead code from the current instruction selector. llvm-svn: 301905
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud