summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
diff options
context:
space:
mode:
authorJeff Cohen <jeffc@jolt-lang.org>2005-08-31 02:47:06 +0000
committerJeff Cohen <jeffc@jolt-lang.org>2005-08-31 02:47:06 +0000
commitd8c84e3c7e101a4e92fe24f6a970e49da9b1fc6e (patch)
treeb9ccfd2f33f504574af0c91c834de72eddb65de1 /llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
parente3287b85b72bb107b20c1f232701cd372b4cb313 (diff)
downloadbcm5719-llvm-d8c84e3c7e101a4e92fe24f6a970e49da9b1fc6e.tar.gz
bcm5719-llvm-d8c84e3c7e101a4e92fe24f6a970e49da9b1fc6e.zip
Fix VC++ precedence warnings
llvm-svn: 23169
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp b/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
index a44854e9e89..3ff1f77ff01 100644
--- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
@@ -632,13 +632,13 @@ SDOperand SelectionDAG::SimplifySetCC(MVT::ValueType VT, SDOperand N1,
// compare equal. In other words, they have to be all ones or all
// zeros.
uint64_t ExtBits =
- (~0ULL >> 64-ExtSrcTyBits) & (~0ULL << (ExtDstTyBits-1));
+ (~0ULL >> (64-ExtSrcTyBits)) & (~0ULL << (ExtDstTyBits-1));
if ((C2 & ExtBits) != 0 && (C2 & ExtBits) != ExtBits)
return getConstant(Cond == ISD::SETNE, VT);
// Otherwise, make this a use of a zext.
return getSetCC(VT, getZeroExtendInReg(N1.getOperand(0), ExtSrcTy),
- getConstant(C2 & (~0ULL >> 64-ExtSrcTyBits), ExtDstTy),
+ getConstant(C2 & (~0ULL>>(64-ExtSrcTyBits)), ExtDstTy),
Cond);
}
OpenPOWER on IntegriCloud