summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
diff options
context:
space:
mode:
authorDale Johannesen <dalej@apple.com>2007-09-30 19:08:12 +0000
committerDale Johannesen <dalej@apple.com>2007-09-30 19:08:12 +0000
commitc0855f8a88e6102898dbe32ce9c66c56bf33c53a (patch)
tree1b2a936f9988dc31d9bd88eedfe14597349f6ac0 /llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
parenta725bf778293d1c1692fc467149f334c4128467e (diff)
downloadbcm5719-llvm-c0855f8a88e6102898dbe32ce9c66c56bf33c53a.tar.gz
bcm5719-llvm-c0855f8a88e6102898dbe32ce9c66c56bf33c53a.zip
remove dup comment
llvm-svn: 42486
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp1
1 files changed, 0 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp b/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
index e286eb0ec5b..5ed676e2adc 100644
--- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
@@ -1677,7 +1677,6 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
case ISD::FP_EXTEND:
// This can return overflow, underflow, or inexact; we don't care.
// FIXME need to be more flexible about rounding mode.
- // FIXME need to be more flexible about rounding mode.
(void) V.convert(VT==MVT::f32 ? APFloat::IEEEsingle :
VT==MVT::f64 ? APFloat::IEEEdouble :
VT==MVT::f80 ? APFloat::x87DoubleExtended :
OpenPOWER on IntegriCloud