summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2008-07-09 06:38:06 +0000
committerEvan Cheng <evan.cheng@apple.com>2008-07-09 06:38:06 +0000
commit7898e980262b7dd2fb5b1cc4a0735f41fdf3ab71 (patch)
tree6f1cd0b2957a0b0c739fb0b25856a73ac8f2a181 /llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
parent49c8e68e4cedeea62731ce6d6d745c919be6d201 (diff)
downloadbcm5719-llvm-7898e980262b7dd2fb5b1cc4a0735f41fdf3ab71.tar.gz
bcm5719-llvm-7898e980262b7dd2fb5b1cc4a0735f41fdf3ab71.zip
Missed alignment argument on stores lowered from memcpy.
llvm-svn: 53281
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp b/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
index a82f6dee952..5d814ef0c90 100644
--- a/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
@@ -2813,7 +2813,7 @@ static SDOperand getMemcpyLoadsAndStores(SelectionDAG &DAG,
Value = getMemsetStringVal(VT, DAG, TLI, Str, SrcOff);
Store = DAG.getStore(Chain, Value,
getMemBasePlusOffset(Dst, DstOff, DAG),
- DstSV, DstSVOff + DstOff);
+ DstSV, DstSVOff + DstOff, false, DstAlign);
} else {
Value = DAG.getLoad(VT, Chain,
getMemBasePlusOffset(Src, SrcOff, DAG),
OpenPOWER on IntegriCloud